L MORAL MURIE CONTRACTOR CONTRACTOR	Reg. No. :				2444
(a true los	<u></u>	TEM			
(18)	Question Pape	er Code	:524	58	
(a) B.E./B.Tec.	Electronics and Comm EC 2354 – V	Semester nunication I LSI DESIG	Engineer }N		(2)
	(Common to Biom	edical Engi ions 2008)	neering)		
(Also Common	to PTEC 2354 – VLSI De Electronics and Commun	sign for B.	E. (Part-7 gulation	Fime) Fifth Sem s 2008)	nester-
(8)			gi liệ i c	i n'i n di	
Time : Three Hou			(3.0).	Maximum : 100	
(16)	in digital design				
(18)	AnswerAl	LL question:	soore aga	when the the dea	ts .bl
()) 1. What is mea	nt hy subthreshold voltage	?			(đ
2. What is desi	gn for manufacturability?		ing for the (OR)		
3. Define energ	gy delay product.				
4. Write the be	enefits of scaling.			noder	
5. What is mea	ant by bubble pushing ?				
6. Define clock	skew.				
7. List the vari	ious levels in testing of die.				
8. What is the	need of shmoo plots ?				
9. Find the log	ic effort for four input NAN	ID gate ?			
10. What is DU^{t}	Τ?				
Vi					

PDF compression, OCR, web optimization using a watermarked evaluation copy of CVISION PDFCompressor

8

52458			
	PART – B		(5×16=80 Marks)
11. a) Explain the	various operation region of MOS (OR)	s transistor with it	s characteristics. (16)
b) Discuss the (CMOS process flow with neat di	agram.	(16)
· ·	the interconnect and its effects le types of power dissipation. (OR)	in IC design.	(10) (6)
b) Explain the	device characterization and cir	cuit characterizat	ion. (16)
	e operation of master slave edg e signal integrity in dynamic d (OR)		er. (8) (8)
b) Briefly discu	ss about the synchronizer in di	igital design.	(16)
14. a) Illustrate the	e design procedure to test chip : (OR)	after fabrication.	(16)
b) Discuss the r	nain approaches in DFT with s	uitable example.	(16)
15. a) Write VHDL	coding for the priority Encode (OR)	r and full adder.	(16)

b) Write VHDL coding for the 3 × 8 decoder using behavioral model and data flow model. (16)

The second se